Abstract-Design, characterization, and modeling of differential semicoaxial interconnects based on a standard 0.18-m CMOS process are presented for the first time. The differential semicoaxial line shows a low differential-mode attenuation constant of 1.00 dB/mm at 50 GHz and a slow-wave factor above 3.1 over a wide frequency range. The characteristics of differential semicoaxial lines for differential mode, common mode, slow-wave effect, and coupling effect are also investigated in details based on the measured mixed-mode -parameters. The lumped circuit is adopted to model the CMOS differential semicoaxial lines. An excellent agreement between the measured and modeled results is obtained up to 50 GHz.
I. INTRODUCTION
T HE ADVANCED CMOS technologies have dramatically increased the operation frequency of Si-based differential monolithic microwave integrated circuits (MMICs) [1] , [2] . In the scope of circuit design, the differential topology features advantages of low common-mode noise, large output power, and small even-order harmonics. However, without careful design, the differential interconnects in the circuit can degrade the overall circuit performance, especially at high frequencies.
The commonly used interconnect structures for microwave circuits are the microstrip line [3] , [4] and coplanar waveguide (CPW) [4] - [6] . For Si-based integrated circuits (ICs), however, they may not be the best candidates due to the crosstalk and loss of the lines [7] . In this study, low-loss differential interconnects with a semicoaxial structure are realized by utilizing the multiple metal layers in modern CMOS process. With a semirounded ground plane, the differential semicoaxial line structure can be expected to reduce the crosstalk from the adjacent interconnects and the loss introduced by the lossy Si substrate.
The concept of semicoaxial structure has been reported in [8] , but only with simulated results for single semicoaxial lines in the silicon-on-insulator (SOI) process. For differential semicoaxial lines in standard CMOS technologies, a preliminary investigation has been reported by the authors [9] . In this study, a more detailed analysis on the slow-wave effect, coupling effect, and modeling of the differential semicoaxial lines will be presented. These topics have not been analyzed and discussed for CMOS-based differential lines, which also provide useful information for the interconnect design and optimization for Si-based differential ICs. Section II compares various interconnect structures and describes the design of differential semicoaxial lines. Section III presents and discusses the measured characteristics of differential semicoaxial lines for both the differential and common modes. In addition, slow-wave and coupling effects are investigated in details based on the mixed-mode -parameters [10] , [11] . Section IV focuses on the modeling of differential semicoaxial lines by utilizing the lumped equivalent circuit, and Section V concludes this study.
II. ANALYSIS AND DESIGN OF DIFFERENTIAL SEMICOAXIAL INTERCONNECTS
Three differential-interconnect structures in the CMOS process are shown in Fig. 1 , and the pros and cons are summarized in Table I . For the differential microstrip and differential semicoaxial lines, the lossy Si substrate is shielded by the bottom metal layer. On the other hand, the differential CPW suffers more from the loss introduced by the lossy Si substrate, which is referred to as substrate skin effect [7] .
Regarding the crosstalk reduction, the differential microstrip line is relatively poor due to no ground planes existed between the signal lines for coupling isolation, while that of the differential semicoaxial line is excellent since the sidewall and bottom ground planes significantly alleviate the crosstalk through the SiO layer and Si substrate, respectively. The crosstalk of the differential CPW is between the other two structures due to the presence of substrate coupling. The above qualitative analysis suggests that the differential semicoaxial line is the best structure among the three interconnects. These trends have also been verified by electromagnetic (EM) simulations.
The designed differential semicoaxial lines were fabricated in a standard one-poly and six-metal layers (1P6M) 0.18-m CMOS process. The signal line was realized by the top-metal layer (M6) with a thickness of 2.34 m, while the semirounded ground planes were designed by the multiple metal layers from M2 to M6, as shown in Fig. 1(c) . The geometries, except the width of the top ground plane, were designed by the empirical equations for characteristic impedance [12] with three different of 33, 50, and 75 , as summarized in Table II [9] length of all differential semicoaxial lines is 400 m due to the limited chip area.
III. MEASUREMENT RESULTS AND DISCUSSION
The differential semicoaxial lines were measured on-wafer with Cascade coplanar ground-signal-ground-signal-ground (GSGSG) infinity probes and an Agilent E8364A four-port PNA network analyzer from 0.2 to 50 GHz. For the Si-based interconnect measurements, deembedding becomes a critical issue due to the low signal level and the lossy Si substrate. In this study, the ground shielded test structure was employed [13] and the pads area was minimized to 50 50 m both to improve the deembedding accuracy. Fig. 2 shows the micrograph of line D-SC4.
A. Four-Port Circuit Model
The four-port lumped-element circuit model of a symmetric differential line is depicted in Fig. 3(a) , which includes the coupling effects between the two signal lines. The mutual inductance and capacitance per unit length describe the current and voltage coupling, respectively. , , , and describe the series resistance, series inductance, shunt conductance, and shunt capacitance per unit length, respectively. The four-port differential line model can be converted to one differential-mode and one common-mode two-port circuit models, as shown in Fig. 3(b) and (c), respectively. The relation between the four-and two-port circuits are also indicated. Note that is the coupling coefficient of a transformer, and can be calculated by . This model will be used for both interconnect analysis and modeling below.
B. Mixed-Mode -Parameters
Since a four-port differential semicoaxial line is driven by the differential-and common-mode signals, the high-frequency characteristics can be described by the mixed-mode -parameters. Four 2 2 matrices are included, and referred to as the -parameters of differential-mode , differential-to-common-mode , common-to-differential-mode , and common-mode . The measured four-port -parameters of differential semicoaxial lines are converted to the mixed-mode -parameters by the following equation [14] : (1) where (2) For a symmetric differential line, as studied here, and are nonexistent, therefore, only and are analyzed.
C. Mixed-Mode and
The measured differential-mode and commonmode can be obtained from and , respectively [15] . As shown in Fig. 4 , of each differential semicoaxial line is larger than , which can be understood by the equations derived from Fig. 3 (3) (4) As observed from (4) , is independent of a coupling effect due to the fact that in-phase common-mode signals are not interacting. For a weakly coupled differential line ( , ), and should be and , respectively. Note that the coupling effect is affected mainly by the metal spacing ( ). A small increases and , while it also decreases . The line D-SC2 follows the relation of due to a large spacing of 79.5 m that is employed, while the other three differential semicoaxial lines have smaller than 4 resulting from the small used. The attenuation constants in both differential-mode and common-mode are shown in Fig. 5 . As can be seen, the losses of all D-SC lines are less than 3.5 dB/mm at 50 GHz, which can be attributed to the perfectly shielded lossy Si substrate and the wave propagation close to an ideal TEM mode with the semicoaxial structure. For a low-loss and weakly coupled differential line, can be approximated to , as can be derived from the model in Fig. 3 as follows: (5) (6) where and represent the differential-and commonmode resistances, respectively. The line D-SC2 shows a trend of due to a large that is employed. Since the large coupling effect decreases , for the rest of the differential semicoaxial lines are all larger than . In addition, from a comparison between the lines with the same , a larger results in a smaller . The trend of in Fig. 5 is consistent with (5) . Note that the line D-SC2 shows the lowest of 1.00 dB/mm at 50 GHz compared with the other geometries, which can be attributed to a wide of 15 m and a large of 79.5 m adopted in the design. A further analysis of different origins of the loss in D-SC lines will be carried out in Section IV.
D. Slow-Wave Effect
The slow-wave factor is the ratio of the wave velocity in vacuum to that in dielectric . An increased slow-wave factor results in a reduced , leading to a smaller effective wavelength, which can be very useful for the passive microwave component design such as couplers and dividers [16] . With a large slow-wave factor, the component size, as well as the signal loss can be effectively reduced. From the phase constant in the vacuum and the measured phase constant , the obtained slow-wave factor in differential-mode and common-mode are shown in Fig. 6 . The observed slow-wave factors are all higher than the square root of the dielectric constant (3.9) of SiO due to the fact that the wave velocity is reduced by the large and . The large can be mainly attributed to a large current loop area resulting from the semicoaxial structure [17] . The large is due to the increased ground-plane area and the coupling effect between the signal lines. For example, a high of 3.1 is observed in D-SC3. With this structure, the physical size of an interconnect for a certain electrical length can be effectively reduced by a factor of approximately 3 compared to that in vacuum.
E. Mixed-Mode Components
From and , the extracted components for both differential-and common-mode circuit models are illustrated in Figs. 7 and 8 , respectively. As shown in Figs. 7(a) and 8(a) , and increase with frequency due to the skin effect and proximity effect. In addition, the observed is higher than , instead of being equal in an ideal case. This can be attributed to the fact that the common-mode signal currents repel each other at the edges of the signal lines, while the differential-mode both attract each other due to proximity effect. Both effects reduce the current cross section, but the repelled condition results in a relatively smaller area. The increased and with frequency can be attributed to the dielectric conductivity, which is proportional to frequency. From Figs. 7(b) and 8(b) , and present an obvious reduction at 1 GHz because the current loop area is reduced by the skin effect and proximity effect. In addition, the almost frequency-independent and suggest that the dispersion effect of the SiO layer is relatively weak.
F. Coupling Effects
From the differential-and common-mode circuit models, as shown in Fig. 3 , the and can be derived as
As depicted in Fig. 9 , the measured and both present a low-frequency dependence. Moreover, both the current and voltage coupling increase when decreases. For example, a high and of 0.4 and 75 fF/mm are observed for D-SC3, respectively.
Note that the and are the critical parameters for the design, as described in (3). With a low coupling effect, the empirical equations for single lines can be employed directly for differential lines, which provide a simple design approach for differential lines. On the other hand, the required chip area of interconnects designed for low can be reduced with high coupling effect. The presence of a high and in (3) can significantly reduce the required large and small . As a result, a low differential interconnect can be achieved by small signal linewidth. 
IV. MODELING OF DIFFERENTIAL SEMICOAXIAL LINES
Lack of an accurate differential lines model greatly handicaps the differential-type Si-based MMIC design. For CMOS differential lines, an accurate equivalent-circuit model with a wide frequency range is still not available. In this study, a systematic approach is developed to model the differential semicoaxial lines by the lumped-element circuit model with sections. Physical-based semiempirical equations are employed, and the model is verified up to 50 GHz. Each identical section of the model has been shown in Fig. 3(a) . The sufficient section number for accurate modeling can be estimated by the following equation: (9) where is the maximum operation frequency, is the wave velocity, and is the length of the interconnect. The derivation of (9) is under the assumption that if a section of an interconnect is smaller than or equal to , a lumped-circuit model can be employed to describe the characteristics accurately. In contrast to the modeling of a single line, additional efforts were made to include the coupling effects in the differential line. , , , and are calculated first by neglecting one of the signal lines in the differential interconnect, while both signal lines are taken into account for and . The semirounded structure is simplified by adopting a parallel-plate structure with additional fitting parameters to describe the sidewall effect from the ground plane.
For a grounded interconnect with a lossless substrate, mainly originates from both the signal and ground metal lines. The ac resistance of the signal line is dominated by the skin effect resulting from the finite metal width and thickness [15] , while the dc part is based on the simple resistivity equation. On the other hand, the dc resistance of the ground line is negligible due to an overall large metal cross-sectional area, while the ac resistance can be modeled by the skin effect with an area parameter. Therefore, can be represented as The fitting parameter accounts for the effective ground metal cross section. The descriptions for the geometrical and physical parameters are tabulated in Table III .
The inductance mainly relates to the current loop area enclosed by the signal and ground lines. Regarding the parallelplate structure, the concept of geometric-mean-distance (g.m.d.) is utilized to describe the frequency-independent loop inductance [18] . Since both skin and proximity effects reduce the effective metal width and thickness, an additional frequency-dependent internal inductance is introduced [19] . The total inductance is a sum of and , and each component can be written as (14) (15) where (16) (17) (18) and where is the g.m.d. between the top and bottom metal layers, is a geometry-dependent factor, and and are the g.m.d. of the signal and bottom ground lines, respectively. The fitting parameter in (15) is adopted to model the g.m.d. of the sidewall ground plane.
By considering the frequency-dependent dielectric conductivity, the modeled is proportional to frequency and can be written as (19) The first term on the right-hand side of (19) accounts for the conductance of the parallel-plate structure, and accounts for the sidewall of the ground plane.
The capacitance can be calculated by the microstrip line approximation with a geometry-dependent due to the electric field exists in both air and the SiO layer [15] . The additional capacitance introduced by the sidewall is included by . The overall can be written as 
As observed from (20), the modeled is frequency independent, which agrees well with the measured results since the frequency dependence of the dielectric material is negligible in the measured frequency range. can be calculated by . between two signal lines is simplified to a frequency-independent parameter since the measured results show a low-frequency dependency. Therefore, can be represented as [18] (22) where (23) The first term on the right-hand side of (22) is derived based on an infinite current loop area, which differs from the confined loop area in the real case. Therefore, a fitting parameter is introduced to compensate for the overestimated mutual inductance.
The consists of a parallel-plate capacitance between two signal lines and a fringing capacitance in the air and SiO layer. The fringing part is represented by a fitting parameter to simplify the model. The modeled is frequency independent. Based on the developed modeling methodology, an excellent agreement between the measured and modeled mixed-mode -parameters for differential semicoaxial lines is obtained up to 50 GHz. Fig. 10 shows the results for line D-SC1 as an example. Note that the estimated is two from (9), while a section number of four was employed here for an improved modeling accuracy.
From the above analysis, the different loss origins in a low-loss D-SC line can be investigated quantitatively. At high frequencies, the dominant differential-mode losses are the conductor loss and the dielectric loss . For line D-SC2 with the lowest at 50 GHz, the high-frequency conductor loss is mainly due to skin effect. By using (11) and (12) , the resistance and are 0.7 and 4.1 mm, respectively. The calculated is 0.46 dB/mm, assuming is negligible. On the other hand, the conductance is 0.6 mS/mm from (19) , assuming is negligible, and the estimated is 0.47 dB/mm. As a result, the overall calculated loss from both the conductor and dielectric layers is 0.93 dB/mm, which is close to the measured result of 1.00 dB/mm at 50 GHz.
V. CONCLUSION
In this paper, the low-loss differential semicoaxial lines in a standard CMOS process have been investigated in detail. The mixed-mode -parameters were adopted to characterize the , , slow-wave factor, components, , and of four-port differential semicoaxial lines. A low of 1.00 dB/mm at 50 GHz was obtained for a differential semicoaxial line with a particular geometry. A large slow-wave factor above 3.1 was observed for differential semicoaxial lines due to the semirounded ground plane. Measured and showed small frequency dependence. For a differential semicoaxial line with a metal spacing of 2.4 m, high coupling coefficients of 0.4 and 75 fF/mm were observed. The impacts of coupling effects on design were also discussed. In addition, the differential semicoaxial lines were modeled by the lumped-element circuit model with an excellent accuracy up to 50 GHz.
